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Motorola & Glasgow going III-V CMOS 
Motorola, with the very best compound 
credentials among major global chip play-
ers, is conducting R&D into next generation
microchips, with a strong III-Vs 
component, in an international collaborative
project with the University of Glasgow 
Gail Purvis
Mentioned back in III-Vs Review
June/July ‘03 p53, the £4.5m funding
(which includes grants from the UK
Engineering and Physical Sciences
Research and Scottish Higher Education
Funding Councils) is a triumph for
Professor Iain Thayne, who will lead the
Glasgow team that has worked more
than two years to achieve this ‘future
chip’ role.
The University group of around 40
researchers from the departments of
Electronics & Electrical Engineering and
Physics and Astronomy will work on the
brief  “develop high speed, ultra perform-
ance chips from innovative new materi-
als and processes.” Their expertise will
be combined with considerable intellec-
tual property transferred from Motorola
to develop various areas of research,
including compound semiconductor
growth and characterisation and nano
fabrication technology.
Shrinking the silicon chip has technical
limits below a certain size.The Glasgow
researchers anticipate that new devices
will have at least twice the performance
of their traditional silicon based equiva-
lents, overcoming current technology
bottlenecks, and will be used in future
mobile telephony, internet connectivity,
computing, transportation and consumer
entertainment systems.
The collaborative partnership will bene-
fit considerably from recent investment
in the James Watt Nanofabrication Centre
in Glasgow, which has been awarded
£2.7m of SRIF funding for a new state-of-
the-art electron beam machine (Vector
Beam VB6UHR EWF system), to be sup-
plied by Leica Microsystems.The new
machine will be installed in November
2004, in a class 10 clean room, currently
under construction.
The E-beam machine will be used by
engineers and researchers (in optoelec-
tronics, bioelectronics, nanoelectronics,
physics, cell-engineering and medicine),
who have welcomed the coming replace-
ment of an existing Leica EBPG5HR
work horse, whose load has encom-
passed 30,000 jobs over the last 11 years,
for over 100 global customers.
“The University has a world class reputa-
tion in nano electronics” says Professor
Chris Wilkinson, of the Department of
Electronics and Electrical Engineering.
“This new machine is a huge advance in
capability, and will afford us an incredible
degree of accuracy in our work.We are
now capable of making structures to
unprecedented precision - 15nm size
lines over a 150mm diameter wafer.”
“In the past, EPSRC provided significant
funding for PHEMT development,” says
Thayne “We can scale the devices down
through 70nm,50nm and 30nm. A cou-
ple of years ago we were asking our-
selves ‘where is the next direction,
beyond 25nm and 20nm?’ But we have
always kept an eye on silicon, which has
got exciting in recent years, with the
mainstream industry willing to embrace
‘non-traditional’ solutions to meet the
requirements of the ITRS Roadmap.”
“If you look at the silicon technology
solutions proposed today such as the
need to move away from silicon dioxide
as the gate dielectric (arguably the cor-
nerstone of the success of the whole sili-
con industry), epitaxy for strained silicon
or germanium on insulator and the move
back to metal gates, suddenly we are
looking at a device technology that is
remarkably similar to a typical com-
pound semiconductor solution, but with-
out the benefit of the high mobility
offered by compound semiconductors.
The major limitation of compound semi-
conductors has always been the lack of a
high quality III-V oxide however.”
Two years ago the Glasgow team started
to seek out collaborators willing to share
a vision that III-V MOSFETs could play a
role in the endgame of the Roadmap.
“About that time,” recalls Thayne “papers
from Matthias Passlack at Motorola start-
ed to appear showing that the ‘III-V holy
grail’ of growing device quality III-V
oxides was becoming a reality.This work,
backed up by some very elegant III-V
oxide surface analysis studies, conducted
by the team of Andy Kummel at UCSD
convinced us that III-V MOSFETs were
the route for Glasgow to go and the new
joint R&D programme is the outcome.”
Early work will start based on GaAs,
where the group has the greatest expert-
ise and complete capability although InP-
based materials could follow.The test
ground is to build an enhancement mode
III-V MOSFET depletion mode device
that will fit into digital circuits.
“The work will also involve an explo-
ration of silicon-like process flows in a
III-V environment, so moving away from
gold based metallisation and lift-off strate-
gies to blanket sputtering of refractory
metal contacts, followed by low damage
dry-etch subtractive processing modules.”
As Intel boasts light emitting Si and IBM
uses tri-technology sSi, SOI and copper
to speed up its newest 90nm chip, a
slightly quieter storm of activity indicates
that compound is sneaking into the next
chip loop with a vengance. On offer will
be an intrinsically high k III-V oxide gate
stack, nano wires and an MBE process
that might offer not only speed and price
attractions, but a whole new sheaf of IP
portfolios.
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